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[571 ABSTRACE A set of addressable test structures, each of which uses addressing schemes to access individual elements of the structure in a matrix, is used to test the quality of a wafer before integrated circuits produced thereon are diced, packaged and subjected to final testing. The electrical characteristic of each element is checked and compared to the electrical characteristic of all other like elements in the matrix. The effectiveness of the addressable test matrix is in readily analyzing the electrical characteristics of the test elements and in providing diagnostic information.
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Sheet 1 The use of microelectronic test structures for process are characterization in IC fabrication is now common, usu-2o ally in the form of inverters interspersed among the DESCRIPTION OF PREFERRED devices. Yet these structures often consume a lot of area EMBODIMENTS Concern about this area is a long standing one that has dance with this invention is shown in FIG. la It conlimited their use* In more recent times the shift from 25 sists of a shift register 10 on the left side of the structure, whole-wafer-lithography to direct-step-on-wafer li-a power bus 11, a 1 . 3~ 15 math 12 of 222 inverterthography has placed further emphasis on the efficient transmission gate cells and three reference sites conutilization of wafer area for diagnostic purposes.
nected to a ground bus 13 and a 2X 10 probe array 14.
Test chips can be ',pad intensive" where each test
The structure is confined to a square area that is 1.6-mm element in a test structure (such as a transistor) is Con-30 on a side. This layout allows this structure to be comnetted to a separate Probe Pad-This approach to test bined with other structures on an IC chip that are chip layout has the advantage of eliminating the interprobeable with the same probe array. A more general ference of one structure on another. The disadvantage approach is illustrated in FIG. 1b. of this approach is that only a limited number of struc-Details of the matrix are shown in FIG. 24 where it is tures Can be -Pled so that it be difficult to estab-35 seen that all the inputs of inverters INMare connected to a m-sful CharaCte-tim of device Parameters the structure input labels INV IN. The subscripts N and and process faults.
M designate column and row respectively in the matrix addressing system; what is shown is the first two columns (1 and 2) and the first two rows (1 and 2). The OBJECTS AND SUMMARY O F THE 40 inverter outputs are connected to row-addressable INVENTION An object of this invention is to develop a set of CMOS transmission gates, each comprised of a PMOS addressable test structures, each of which uses address-transistor in parallel with an nMOS transistor. Both ing schemes to access individual elements of the struc-transistom of a CMOS gate are driven together. The ture in a matrix. In a preferred embodiment the strut-transmission gates are connected to column busses that ture is an addressable CMOS inverter matrix that allows 45 terminate at the probe pads labeled INV OUT with the signal transfer characteristics of elements in the numbers corresponding to the columns. matrix to be recorded for comparison. The test elements An inverter shown in FIG. 26 is comprised of a may consist of inverters, but the elements could be PMOS transistor Q1 in series with an nMOS transistor transistors, diodes or other integrated ChCUit devices, Qz connected between vdd on the power bus and the including contacts. The circuit characteristic Of each 50 ground bus. The power supply (vdd) bus 11 and the element is checked and compared to the characteristic ground bus 13 are shown explicitly in FIG. 26 to illusof all other like elements in the matrix. The effective-trate that each inverter has the same low series resisness of the addressable test matrix is in analyzing the tance in its power lines. characteristics of the test elements and in providing
The shift register 10 is used to turn on a row of transdiagnostic information. 55 missign gates by providing a proper bias to transistors Q The novel features that are considered characteristic and Q. It is a conventional static CMOS shift register of this invention are set forth with particularity in the that uses inverters and transmission gates in a masterappended claims. The invention will best be understood slave D-flip flop configuration, or any other arrangefrom the following description when read in connection ment of bistable stages in a shift register configuration. with the accompanying drawings. 60 However, it should be understood that the shift register be used for the same function, such as a decoder having a 4-bit input to select one of the fifteen rows.
In order to verify the operation of the shift register, three reference sites are introduced at the lower left, middle, and upper right of the matrix. A reference site can be seen in FIG. 3 at the position for the inverter 11,l.
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In these reference sites the inverters are omitted and the input to the transmission gate are connected directly to the structure input. When measurements are made at these sites, the output voltage is expected to equal the input voltage for good devices. These sites thus serve as markers to check that the shift register has advanced from row 1 to rows 8 and 15. The location and number of reference sites can be altered to suit the measurement requirements.
The structure was fabricated in a 3-pm CMOS bulk pweH self-aligned poly-gate isoplanar process. The inverters were designed with gate features of Wp/Lp= 6.0/3.0 for the p-channel pull-up transistor and Wn/En=4.5/3.0 for the n-channel pull-down transistors where the dimensions are in micrometers.
Referring to FIG. lb, the most general approach to addressing a test matrix would use row and column decoders 15 and 16 that would select one inverter at a time by closing a selected row-select switch SR which switch Sc, which in turn closes switches Scl and Sa, thus providing a current path through the selected inverter-In implementation of this general approach, each inverter may be a CMOS inverter and each switch shown schematically as a single pole switch may be a CMOS switch of the configurations shown in FIG. 2b. &ach switch shown as a single pole, double throw swiEch may include an additional &OS transistor having one terminal connected to ground and the other terminal connected to a node common to the transistors of the CMOS switch and its gate connected to the gate of PMOS transistor of the CMOS switch. In operation, the row and column decoders 15, 16 turn on only one inverter at a time by connecting its input to an input contact pad 17 and its output to an output contact pad 18. A programmed microcomputer (FIG. 4) then causes a test signal to be applied and an output signal to be displayed and/or recorded. The necessary switching through lines from the decoders is illustrated schematically. Note that when a row select switch SR is closed in closes switches s R 1 and SR2s and a co1umn-select TEST EQUIPMENT AND TEST PROGRAM The test equipment shown in FIG. 4 consists of the following instruments: a clock 21 for pulsing the shift register or row decoder, a 5-volt power supply 22, a digital-to-analog converter 23 with 0.5 millivolt resolution for generating inverter input voltages the output of 55 which is taken through an addressable switch matrix 24 to a digital voltmeter 25 with 10 gigaohms input impedance and 100 microvolt resolution for measuring inverter olat~uts and to a recorder 26. These instruments 50 4 done the shift register must be cleared since it is in an unknown state when power is fust applied. After clearing, a row is selected via the word generator, as by clocking a pulse through the shift register to select one of the I5 rows, or causing the word generator to produce a Cbit addressing word to be decoded in addressing one of fifteen rows.
In order to avoid taking faulty data, the program monitors the power supply voltage via an A D converter 29 before taking each data point. The program will flag the data if the power supply voltage drops below 4.75 volts. The power supply is current limited to about 20 mA to protect the probe card against excessively large current surges.
The structure is measured in two modes. When complete transfer characteristic curves are desired, the input voltage is stepped in increments of 0.1 volts and the output voltage recorded. In order to characterize inverters quickly, a five-voltage measurement is performed. From the inverter output voltages we determine VHIGH, VLOW, VINV, and GAIN. VLOW is measured at the inverter output for a high input. VHIGH is measured at the inverter output for a low input. VINV is determined by connecting the output of the inverter to its input and measuring the resulting voltage, termed the inverter threshold voltage. The GAIN is the magnitude of the slope of the inverter transfer curve in the vicinity of VINV. The GAIN is determined from two inverter output voltage measurements. In one measurement the inverter input is forced to 25 millivolts less than VINV and in the other the voltage is forced to 25 millivolts greater than VINV. The GAIN is the magnitude of the difference between the resulting voltages divided by 50 millivolts.
The data is taken in a sequence which is designed to minimize the switching of the tester's switch matrix. First VINV is measured at each cell along a specific column. Then GAIN, VLOW, and VHIGH are measured for each cell in a column. The sequence is not important for good cells but becomes important for faulty cells. For faulty cells the results can be test sequence and time dependent because these cells can have transistors that may be stuck on, stuck off, or leak.
Results from two good inverter matrices are listed in Table 1 . From the VHIGH and VLOW values, it is seen that are contr6lled by a programmed microcomputer 27 60 the inverter outputs are at VDD for VHIGH and at which generates an initial bit over line 28 to initiate the ground for VLOW. It is also seen that the V I W and addressing function of the shift register by entering a bit GAIN values are tightly distributed. Note that the stan-1 to be shifted through in addressing the matrix row by dard deviation for the VLOW values are habitually row.
very large because the calculation requires the standard A test program was developed to test the matrix 65 deviation to be divided by the mean which in this case which consists of 15 rows and 15 columns of inverteris very close to zero. As seen in the table, the standard transmission gate cells. The shift register is used to deviation for VINV is less than one percent and for select the row to be tested; however, before this can be GAIN is less than 3 percent. By combining VINV and 4,719,411 5 6 GAIN, the noise margin was calculated from the following equation which was derived using the maximum square approach and piece-wise linear approximation to the transfer curve: 4 volts and this is the trend observed in FIG. 5, espe cially for a test matrix at location 2,6 the curves of which are shown in graph D. Note that I VTp 1 is approximately given by the point where the transfer curve
The Occurrence of open contacts can be observed using the addressable inverter matrix. Open contacts can occur at any or all of the contacts in the invertertransmission gate cell shown in FIG. 6. The locations of open contacts for the matrix under study is shown in FIG. 7. This list was determined from photomicrographs of each cell. The corresponding 5 just rises above the VOUT=O line.
NOISE MARGIN=(I -I/GAIN))VINV
The noise margin Values listed in Tabk 1 are Well above the Worst CaSe noise margin Of 25 percent Of VDD or 1.25 volts.
Results from four inverter matrices with undersized pull-down transistor widths are listed in Table 2 . These results were obtained at four locations across the diameter of a 4-inch diameter wafer. The wafer had 13 chips across its diameter. It is apparent from the large 25 standard deviations in VINV and GAIN that the inverter transfer curves are not as tightly distributed as those listed in Table 1 . A closer examination of the data reveals that the percent standard deviation in VINV, GAIN, and NOISE MARGIN 11.6. A further clarifica-30 tion is shown in the graphs of FIG. 5 where the transfer characteristic curves for each indicated location is shown, The locations of the out-of-conformance curves were found to be randomly distributed throughout each matrix.
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This behavior can be explained by variations in the width of the pull-down transistor. This width was designed to be fabricated at the minimum layout rule width. After fabrication the diffusion width was much smaller than the minimum layout rule as determined by 40 split-cross-bridge resistor measurements. Instead of being at the layout rule width of 4.5 m, the average width for this wafer was 1.16+/-0.10 m. The trends seen in FIG. 5 can be explained by the dependence of VINV on Wn. The expression for the inverter threshold 45 voltage is:
where VTn is the n-channel threshold voltage, I VTp I is the magnitude of the p-channel transistor threshold voltage, and
Bo=(Kn Wn/Ln)/(Kp Wp/Lp).
(3) 55 kn and kp are the n-and p-channel transistor conduction factors (sometime called KPRIME), Wn and Wp are the n-and ptransistor gate widths, and Ln and Lp are the nand p-channel transistor gate lengths. In the limit 60 as Wn goes to zero, the inverter threshold voltage becomes:
VINV= YDD-I m p I.
(4)
For the inverters used in this study, IVTpI was 0.98+/-0.02 volts and VTn was 0.98+/-0.10 volts. singly occurring open contacts is given in Table 3 . (well) were omitted because other cells in a given row are connected to these layers. Thus the lielihood of having no contact to these layers in a given row was considered remote. When certain contacts are open, a cell's apparent output will be determined by the previous state of the output b p . For such cases, the state of the output bus is denoted Q.
As seen in Table 3 an-open contact at contact #2, #3, and #11 can lead to a Q state. The value of Q is determined by the test sequence. In this study the test sequence begins with the measurement of VINV at each cell in a column. Then the GAIN, VLOW, and VHIGH are measured at each cell starting at the bottom of the column and progressing to the top of the column. Before testing the next cell up the column, the input to the cell under test is biased to a high state, which leaves the output bus in a low state.
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The results shown in FIG. 8, column 1, can be explained by realizing that since the good cell at 1,4 leaves the output bus in a low state, the cells at 1,s 1,6 and 1,7, which have an open #I 1 contact, are unable to pull the output bus high. A similar situation holds in column 5 for cells 5,s and 5,6. The cell at 5,7 is connected to the output bus but an open #2 contact prevents this cell from pulling the output high and so the output remains low. cell 3,7. The assumption that the n-channel transistor in the transmission gate is stuck off explains the observation that this cell only pulls down to within VTn of GND.
If
The results for cells 3,4 3,s 3,6 4 4 4,s 4,6 and 4,7 are nearly identical. They can be explained by the leakage of current onto the output bus through leaky p-channel transistoow in those &ransmksion gates found in good cell5 connected to the output bus. This result was conh e d by closely examining the VEOW and VHK3-I values. These values slowly drifted upwards as measurements were taken up the column indicating the leakage of current onto the output bus. The results for cells at 2,s 2,6 2,7 2,8 and 4,8 are difficult to explain and remain under study.
At the outset, it was noted that the ancillary circuitry must also be analyzed for faults. In this case, faults in the sWt register and the transmission gates must be identified. The three referenced sites are used to verify that the shift register has advanced to rows 1.8, and 15. The =INV IN). We have observed metal shorts in the shift register that prevent the propagation of the signal through the shift register. Faulty transmission gates have been observed and these give rise to low GAIN 5 values for the inverter-transmission gate cell.
Although the elements in the matrix illustrated here were inverters, the elements could be transistors, contacts, diodes, resistors, NAND gates, transmission gates or similar devices. Consequently, it is intended lo that the claims be interpreted to cover such equivalents, so that the term elements is to be construed as covering any one or more such elements in a test matrix. What is claimed k:
1.
A method for testing the electrical analog transfer l5 characteristics of elements in an addressable test structure produced on a wafer together with integrated circuits before dicing and packaging said integrated circuits, said method comprising the steps of developing 2o on said wafer at least one addressable test structure having an array of probeable test contact pads, said test structure comprising a plurality of elements, addressing each element in sequence while measuring and recording the electrical transfer characteristics of each ele-25 ment to analog signals, and determining the extent of uniformity of said elements in respect to their electrical transfer characteristics as a test of quality of said integrated circuits produced on the same wafer as the addressable test structure before dicing.
2.
A method as defied in claim 1 wherein said elements of said addressable test structure are arranged in rows and columns, and said test structure includes contact gads for addressing each column and for addressing each circuitry element in sequence out of each 3. A method as defined in claim 2 wherein the electrical transfer characteristic of each element selected by said test structure is recorded on the same graph for comparison in determining the extent of uniformity of 40 said elements in respect to their electrical transfer char- 
